

10CS74

Seventh Semester B.E. Degree Examination, Dec.2017/Jan.2018 Advanced Computer Architectures

Time: 3 hrs.

USN

Max. Marks:100

Note: Answer FIVE full questions, selecting at least TWO questions from each part.

PART - A

- What do you mean by instruction set Architecture (ISA)? Briefly explain the various dimensions of ISA addressed during defining the computer architecture. (10 Marks)
 - Assume a disk subsystem with the following components and MTTF.
 - 10 disks each rated at 1,000,000 hr MTTF
 - 1 SCSI controller, 500,000 hour MTTR
 - 1 Power supply, 200,000 = hour MTTF
 - 1 Fan, 200, 000 hour MTTE.
 - 1 SCSI cable, 1,000,000 hour MITTE.

Using the simplifying assumptions that the lifetimes are exponentially distributed and that failure are independent, compute the MTTF of the system as a whole. (06 Marks)

Write note on the performance equation of processor.

(04 Marks)

Enlist the pipeline hazards. Also explain them. 2

(10 Marks)

- With an aid of a neat functional diagram, discuss the classic 5 stage pipeline for a Risc processor, that highlight how an instruction flows through the data path. (10 Marks)
- What do you mean by loop unrolling? Explain the significance of it. Further, discuss the 3 various types of limits to the gains that can be achieved by loop unrolling. (10 Marks)
 - What is dynamic production? Draw the state transition diagram for a 2-bit prediction scheme and explain. (07 Marks)
 - Compare and contrast the correlating predictors and Tournament predictors.

(03 Marks)

- Briefly discuss the different strategies employed to exploit Instruction Level Parallelism (ILP) using multiple issue and static dynamic scheduling.
 - Discuss how the following advanced techniques are useful in enhancing the performance of ILP:
 - i) Branch target buffers
 - ii) Speculation
 - iii) Value prediction.

(10 Marks)

PART - B

- Suppose you want to achieve a speedup of 80 with 100 processors. What fraction of the 5 (06 Marks) original computation can be sequential?
 - b. Discuss the directory based cache coherence protocol in a distributed memory multiprocessor, indicating the state transition diagram explicitly. (07 Marks)
 - What do you understand by memory consistently? Explain furthermore, discuss how relaxed consistently models allow reads and write to complete out of order. (07 Marks)



10CS74

- Briefly explain the six basic cache optimization employed to improve cache performance.
 - Indicate the distinguish features of the following techniques employed to improve cache behavior.
 - Compulsory misses i)
 - ii) Capacity misses

(06 Marks) iii) Conflict misses

In brief, discuss the four memory hierarchy questions for virtual memory. (05 Marks)

Briefly explain the eleven advanced optimizations of cache performance. (12 Marks)

Explain how the protection of processes is accomplished via the following:

Virtual memory i)

Virtual machines. ii)

(08 Marks)

Discuss how software pipelining and trance scheduling techniques are useful in uncovering the parallelism among instructions by creating longer sequences of straight sine code.

(10 Marks)

Explain the five different execution unit types in the IA-64 architecture, that hold the (10 Marks) corresponding instruction classes.